Design Verification Engineer: UVM/C++ Testbench & Automation
|
AdoreSys
Bayan Lepas
A technology company is seeking candidates to develop testbench components using object-oriented programming techniques. This role involves automating validation environments and collaborating with architects and design engineers. Fresh graduates and experienced candidates are welcome to apply. Candidates must be based in Malaysia and possess skills in C, Python, and shell scripting, alongside... |
View salary & More Info |
|
6 days ago
|
|